No. |
Part Name |
Description |
Manufacturer |
1 |
CY7C1356C-250AXC |
9-Mbit (256 K � 36/512 K � 18) Pipelined SRAM with NoBL� Architecture |
Cypress |
2 |
CY7C1356C-250AXCT |
9-Mbit (256 K � 36/512 K � 18) Pipelined SRAM with NoBL� Architecture |
Cypress |
3 |
CY7C1360C-250AXCB |
9-Mbit (256 K � 36/512 K � 18) Pipelined SRAM |
Cypress |
4 |
CY7C1370C-250AC |
512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture |
Cypress |
5 |
CY7C1370C-250AI |
512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture |
Cypress |
6 |
CY7C1372C-250AC |
512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture |
Cypress |
7 |
CY7C1372C-250AI |
512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture |
Cypress |
8 |
CY7C1380C-250AC |
18-Mb (512K x 36/1M x 18) Pipelined SRAM |
Cypress |
9 |
CY7C1382C-250AC |
18-Mb (512K x 36/1M x 18) Pipelined SRAM |
Cypress |
10 |
CY7C1386C-250AC |
18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
Cypress |
11 |
CY7C1387C-250AC |
18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM |
Cypress |
12 |
DDU66C-250A2 |
Total delay 250 +/-12.5 ns,5-TAP, HCMOS-interfaced fixed delay line |
Data Delay Devices Inc |
13 |
DDU7C-250A3 |
10-TAP, TTL-INTERFACED FIXED DELAY LINE |
Data Delay Devices Inc |
| | | |