No. |
Part Name |
Description |
Manufacturer |
1 |
54F410 |
Register Stack 16 x 4 RAM TRI-STATE Output Register |
National Semiconductor |
2 |
54F410DM |
Register Stack��16 x 4 RAM TRI-STATEE Output Register |
National Semiconductor |
3 |
54F410DMQB |
Register Stack 16 x 4 RAM TRI-STATE Output Register [Life-time buy] |
National Semiconductor |
4 |
54F410DMQB |
Register Stack 16 x 4 RAM TRI-STATE Output Register [Life-time buy] |
National Semiconductor |
5 |
54F410LM |
Register Stack��16 x 4 RAM TRI-STATEE Output Register |
National Semiconductor |
6 |
5962F1120101QXA |
72-Mbit QDR� II+ SRAM Two-Word Burst Architecture with RadStop™ Technology |
Cypress |
7 |
5962F1120101VXA |
72-Mbit QDR� II+ SRAM Two-Word Burst Architecture with RadStop™ Technology |
Cypress |
8 |
5962F1120201QXA |
72-Mbit QDR� II+ SRAM Two-Word Burst Architecture with RadStop™ Technology |
Cypress |
9 |
74F410 |
Register Stack 16 x 4 RAM TRI-STATE Output Register |
National Semiconductor |
10 |
74F410PC |
Register Stack��16 x 4 RAM TRI-STATEE Output Register |
National Semiconductor |
11 |
74F410SC |
Register Stack��16 x 4 RAM TRI-STATEE Output Register |
National Semiconductor |
12 |
AN-105 |
Application Note - The X2444 serial NOVRAM teams up with the 8051 microntroller family |
Xicor |
13 |
AN194 |
How to Program the Hash Filter in the CS8900A and CS8920A |
Cirrus Logic |
14 |
AN69 |
The X24C44 NOVRAM Teams up with 8051 Microcontrollers |
Xicor |
15 |
BB1110B |
DDR SDRAM TERMINATOR NETWORKS. |
BI Technologies |
16 |
BB1110TB |
DDR SDRAM TERMINATOR NETWORKS. |
BI Technologies |
17 |
BB2110DI |
DDR SDRAM TERMINATOR NETWORKS. |
BI Technologies |
18 |
BD3530F |
Regulator LSIs > DDR-SDRAM termination regulator |
ROHM |
19 |
BD3531F |
Regulator LSIs > DDR-SDRAM termination regulator |
ROHM |
20 |
CY7C1148KV18-400BZC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) |
Cypress |
21 |
CY7C1148KV18-400BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) |
Cypress |
22 |
CY7C1148KV18-450BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) |
Cypress |
23 |
CY7C1150KV18-400BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) |
Cypress |
24 |
CY7C1150KV18-400BZXI |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) |
Cypress |
25 |
CY7C1168KV18-400BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) |
Cypress |
26 |
CY7C1168KV18-450BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) |
Cypress |
27 |
CY7C1168KV18-550BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) |
Cypress |
28 |
CY7C1170KV18-400BZC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) |
Cypress |
29 |
CY7C1170KV18-400BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) |
Cypress |
30 |
CY7C1170KV18-450BZXC |
18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) |
Cypress |
| | | |