DatasheetCatalog
  |   Home   |   All manufacturers   |   By Category   |  
FR DE ES IT PT RU

   
Quick jump to: 1N 2N 2SA 2SC 74 AD BA BC BD BF BU CXA HCF IRF KA KIA LA LM MC NE ST STK TDA TL UA
LM317 LM339 MAX232 NE555 LM324 8051 7805 2N3055 LM358 2N2222 74LS138 TDA7294 TL431 IRF540 1N4148

Datasheets for ARCHITECTURE

Datasheets found :: 2739
Page: | 1 | 2 | 3 | 4 | 5 | 6 |
No. Part Name Description Manufacturer
31 AHA4012B-006PJC 1.5 MBytes/sec Reed-Solomon Error Correction Device Advanced Hardware Architectures
32 AHA4012B-006PJI 1.5 MBytes/sec Reed-Solomon Error Correction Device Advanced Hardware Architectures
33 AHA4013B 12.5 MBytes/sec Reed-Solomon Error Correction Device Advanced Hardware Architectures
34 AHA4013B-050PJC 12.5 MBytes/sec Reed-Solomon Error Correction Device Advanced Hardware Architectures
35 AHA4210 RSVP Viterbi with Reed-Solomon Decoder Advanced Hardware Architectures
36 AHA4210A-062PJC Viterbi with reed-solomon decoder Advanced Hardware Architectures
37 AHA4501 ASTRO 36 Mbits/sec Turbo Product Code Encoder/Decoder, 3.3V Advanced Hardware Architectures
38 AHA4501A-050PQC Encoder/decoder Advanced Hardware Architectures
39 AMD64 AMD64 Architecture Programmer's Manual Volume 2: System Programming Advanced Micro Devices
40 AMD64 AMD64 Architecture Programmer's Manual Volume 1: Application Programming Advanced Micro Devices
41 AMD64 AMD64 Architecture Programmer's Manual Volume 4: 128-Bit Media Instructions Advanced Micro Devices
42 AMD64 AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions Advanced Micro Devices
43 AMD64 AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions Advanced Micro Devices
44 AN1158 UNIFORM VS. BOOT BLOCK FLASH ARCHITECTURES SGS Thomson Microelectronics
45 AT697E The AT697E is a highly-integrated, high-performance 32-bit RISC embedded processor implementing the SPARC architecture V8 specification. The implementation is based on the European Space Agency (ESA) LEON2 fault tolerant model. Atmel
46 AT75C140 This Smart Internet Appliance Processor is a high-performance processor specially designed for network-enabling consumer and industrial applications. The specific architecture of this device delivers unmatched performance for low power con Atmel
47 AT76C711 The Atmel AT76C711, based on Atmel�s proprietary 8-bit AVR-enhanced RISC architecture, is a USB device designed to provide a high-speed USB interface to devices that need to communicate with a host through fast serial links like UARTs and Atmel
48 AT90SC19236R High-performance, Low-power secureAVR� Enhanced RISC architecture. Atmel
49 AT94K05AL FPSLIC devices combine 5K gates of Atmel's patented AT40K FPGA architecture, a 20 MIPS AVR 8-bit RISC microprocessor core, numerous fixed microcontroller peripheries and up to 36K Bytes of program and data SRAM. Atmel
50 AT94K10AL FPSLIC devices combine 10K gates of Atmel's patented AT40K FPGA architecture, a 20 MIPS AVR 8-bit RISC microprocessor core, numerous fixed microcontroller peripheries and up to 36K Bytes of program and data SRAM. Atmel
51 AT94K40AL FPSLIC devices combine 40K gates of Atmel's patented AT40K FPGA architecture, a 20 MIPS AVR 8-bit RISC microprocessor core, numerous fixed microcontroller peripheries and up to 36K Bytes of program and data SRAM. Atmel
52 CY28416 Next-Generation FTG for Intel® Architecture Cypress
53 CY28416OXC Next-Generation FTG for Intel® Architecture Cypress
54 CY7C1143KV18-400BZI 18-Mbit QDR� II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Cypress
55 CY7C1143KV18-450BZC 18-Mbit QDR� II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Cypress
56 CY7C1145KV18-400BZXC 18-Mbit QDR� II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Cypress
57 CY7C1145KV18-400BZXCT 18-Mbit QDR� II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Cypress
58 CY7C1145KV18-400BZXI 18-Mbit QDR� II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Cypress
59 CY7C1145KV18-450BZXC 18-Mbit QDR� II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) Cypress
60 CY7C1148KV18-400BZC 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) Cypress


Datasheets found :: 2739
Page: | 1 | 2 | 3 | 4 | 5 | 6 |



© 2024 - www Datasheet Catalog com