|
Home
|
All manufacturers
|
By Category
|
|
|
Datasheets found :: 2295
|
| No. | Part Name | Description | Manufacturer |
|---|---|---|---|
| 541 | 74AUP1G125GS-Q100 | Low-power buffer/line driver; 3-state | Nexperia |
| 542 | 74AUP1G125GW-Q100 | Low-power buffer/line driver; 3-state | Nexperia |
| 543 | 74AUP1G125GW-Q100 | Low-power buffer/line driver; 3-state | NXP Semiconductors |
| 544 | 74AUP1G132GW-Q100 | Low-power 2-input NAND Schmitt trigger | Nexperia |
| 545 | 74AUP1G157GM-Q100 | Low-power 2-input multiplexer | Nexperia |
| 546 | 74AUP1G175GW-Q100 | Low-power D-type flip-flop with reset; positive-edge trigger | Nexperia |
| 547 | 74AUP1G175GW-Q100 | Low-power D-type flip-flop with reset; positive-edge trigger | NXP Semiconductors |
| 548 | 74AUP1G32GM-Q100 | Low-power 2-input OR-gate | Nexperia |
| 549 | 74AUP1G32GW-Q100 | Low-power 2-input OR-gate | Nexperia |
| 550 | 74AUP1G32GW-Q100 | Low-power 2-input OR-gate | NXP Semiconductors |
| 551 | 74AUP1G34GW-Q100 | Low-power buffer | Nexperia |
| 552 | 74AUP1G34GW-Q100 | Low-power buffer | NXP Semiconductors |
| 553 | 74AUP1G373GW-Q100 | Low-power D-type transparent latch; 3-state | Nexperia |
| 554 | 74AUP1G373GW-Q100 | Low-power D-type transparent latch; 3-state | NXP Semiconductors |
| 555 | 74AUP1G374GW-Q100 | Low-power D-type flip-flop; positive-edge trigger; 3-state | Nexperia |
| 556 | 74AUP1G374GW-Q100 | Low-power D-type flip-flop; positive-edge trigger; 3-state | NXP Semiconductors |
| 557 | 74AUP1G74DC-Q100 | Low-power D-type flip-flop with set and reset; positive-edge trigger | Nexperia |
| 558 | 74AUP1G86GW-Q100 | Low-power 2-input EXCLUSIVE-OR gate | Nexperia |
| 559 | 74AUP1T34GM-Q100 | Low-power dual supply translating buffer | Nexperia |
| 560 | 74AUP1T34GW-Q100 | Low-power dual supply translating buffer | Nexperia |
| 561 | 74AUP1T34GW-Q100 | Low-power dual supply translating buffer | NXP Semiconductors |
| 562 | 74AUP1T98GW-Q100 | Low-power configurable gate with voltage-level translator | Nexperia |
| 563 | 74AUP1T98GW-Q100 | Low-power configurable gate with voltage-level translator | NXP Semiconductors |
| 564 | 74AUP2G00DC-Q100 | Low-power dual 2-input NAND gate | Nexperia |
| 565 | 74AUP2G04GW-Q100 | Low-power dual inverter | Nexperia |
| 566 | 74AUP2G79DC-Q100 | Low-power dual D-type flip-flop; positive-edge trigger | Nexperia |
| 567 | 74AUP2G79DC-Q100 | Low-power dual D-type flip-flop; positive-edge trigger | NXP Semiconductors |
| 568 | 74AUP2GU04GM-Q100 | Low-power dual unbuffered inverter | Nexperia |
| 569 | 74AUP2GU04GW-Q100 | Low-power dual unbuffered inverter | Nexperia |
| 570 | 74AVC16245DGG-Q100 | 16-bit transceiver with direction pin; 3.6 V tolerant; 3-state | Nexperia |
|
Datasheets found :: 2295
|