No. |
Part Name |
Description |
Manufacturer |
61 |
54LS08M |
Quad 2-Input AND Gates |
National Semiconductor |
62 |
54LS08N |
Quad 2-Input AND Gates |
National Semiconductor |
63 |
54LS08W |
Quad 2-Input AND Gates |
National Semiconductor |
64 |
54LS09 |
Quad 2-Input AND gate |
Fairchild Semiconductor |
65 |
54LS09 |
Quadruple 2-Input AND Gates with open-collector outputs |
IPRS Baneasa |
66 |
54LS09 |
Quadruple 2-Input AND Gates with open-collector outputs |
IPRS Baneasa |
67 |
54LS09 |
Quad 2-Input AND Gate with Open-Collector Outputs |
National Semiconductor |
68 |
54LS10 |
Triple 3-Input NAND Gate |
Fairchild Semiconductor |
69 |
54LS10 |
Triple 3-Input NAND Gates |
IPRS Baneasa |
70 |
54LS10 |
Triple 3-Input NAND Gates |
IPRS Baneasa |
71 |
54LS10 |
Triple 3-Input NAND Gate |
National Semiconductor |
72 |
54LS107 |
Dual JK Flip-Flop (With Separate Clears and Clocks) |
Fairchild Semiconductor |
73 |
54LS109 |
Dual JK̅ Positive Edge-Triggered Flip-Flop |
Fairchild Semiconductor |
74 |
54LS109 |
Dual Positive Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs |
National Semiconductor |
75 |
54LS109DMQB |
7 V, dual positive-edge-triggered master-slave J-K flip-flop with preset, clear and complementary output |
National Semiconductor |
76 |
54LS109FMQB |
7 V, dual positive-edge-triggered master-slave J-K flip-flop with preset, clear and complementary output |
National Semiconductor |
77 |
54LS109J |
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
National Semiconductor |
78 |
54LS109M |
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
National Semiconductor |
79 |
54LS109N |
Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
National Semiconductor |
80 |
54LS10E |
Triple 3-Input NAND Gates |
National Semiconductor |
81 |
54LS10J |
Triple 3-Input NAND Gates |
National Semiconductor |
82 |
54LS10M |
Triple 3-Input NAND Gates |
National Semiconductor |
83 |
54LS10N |
Triple 3-Input NAND Gates |
National Semiconductor |
84 |
54LS10W |
Triple 3-Input NAND Gates |
National Semiconductor |
85 |
54LS11 |
Triple 3-Input AND gate |
Fairchild Semiconductor |
86 |
54LS11 |
Triple 3-Input AND gates |
IPRS Baneasa |
87 |
54LS11 |
Triple 3-Input AND Gates |
IPRS Baneasa |
88 |
54LS11 |
Triple 3-Input AND Gate |
National Semiconductor |
89 |
54LS112 |
Dual JK Negative Edge-Triggered Flip-Flop |
Fairchild Semiconductor |
90 |
54LS112 |
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear and Complementary OP |
National Semiconductor |
| | | |