No. |
Part Name |
Description |
Manufacturer |
631 |
HD74LS114 |
Dual J-K Negative-edge-triggered Flip-Flops |
Hitachi Semiconductor |
632 |
HD74LS73A |
Dual J-K Flip Flops |
Hitachi Semiconductor |
633 |
HD74LS73A |
Dual J-K Flip-Flops with Clear |
Hitachi Semiconductor |
634 |
HD74LS76 |
Dual J-K Flip-Flop(with Preset and Clear) |
Hitachi Semiconductor |
635 |
HD74LS76A |
Dual J-K Flip-Flops with Preset and Clear |
Hitachi Semiconductor |
636 |
HD74LS76A |
Dual J-K Flip-Flops |
Hitachi Semiconductor |
637 |
HD74LS78 |
Dual J-K Flip-Flops(with Preset/ Common Clear/ and Common Clock) |
Hitachi Semiconductor |
638 |
HD74LS78A |
Dual J-K Flip-Flops with Preset, Common Clear, and Common Clock |
Hitachi Semiconductor |
639 |
HD74LS78A |
Dual J-K Flip-Flops |
Hitachi Semiconductor |
640 |
I74F109D |
Positive J-K positive edge-triggered flip-flops |
Philips |
641 |
I74F109N |
Positive J-K positive edge-triggered flip-flops |
Philips |
642 |
I74F112D |
Dual J-K negative edge-triggered flip-flop |
Philips |
643 |
I74F112N |
Dual J-K negative edge-triggered flip-flop |
Philips |
644 |
I74F113D |
Dual J-K negative edge-triggered flip-flops without reset |
Philips |
645 |
I74F113N |
Dual J-K negative edge-triggered flip-flops without reset |
Philips |
646 |
IDT74LVC112A |
3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5V TOLERANT I/O |
IDT |
647 |
IDT74LVC112APG |
3.3V CMOS Dual Negative-Edge-Triggered J-K Flip-Flop with Clear and Preset, 5.0V Tolerant I/O |
IDT |
648 |
IDT74LVC112APG8 |
3.3V CMOS Dual Negative-Edge-Triggered J-K Flip-Flop with Clear and Preset, 5.0V Tolerant I/O |
IDT |
649 |
IN74AC109 |
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
INTEGRAL Semiconductor Devices |
650 |
IN74AC109D |
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
INTEGRAL Semiconductor Devices |
651 |
IN74AC109N |
Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS |
INTEGRAL Semiconductor Devices |
652 |
IN74AC112D |
Dual J-K flip-flop with set and reset high-speed silicon-gate CMOS |
INTEGRAL |
653 |
IN74AC112N |
Dual J-K flip-flop with set and reset high-speed silicon-gate CMOS |
INTEGRAL |
654 |
IN74ACT109D |
Dual J-K flip-flop with set and reset high-speed silicon-gate CMOS |
INTEGRAL |
655 |
IN74ACT109N |
Dual J-K flip-flop with set and reset high-speed silicon-gate CMOS |
INTEGRAL |
656 |
IN74ACT112D |
Dual J-K flip-flop with set and reset high-speed silicon-gate CMOS |
INTEGRAL |
657 |
IN74ACT112N |
Dual J-K flip-flop with set and reset high-speed silicon-gate CMOS |
INTEGRAL |
658 |
IN74HC109D |
Dual J-K flip-flop with set and reset, high-performance silicon-gate CMOS |
INTEGRAL |
659 |
IN74HC109N |
Dual J-K flip-flop with set and reset, high-performance silicon-gate CMOS |
INTEGRAL |
660 |
IN74HC112D |
Dual J-K flip-flop with set and reset, high-performance silicon-gate CMOS |
INTEGRAL |
| | | |